

## United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

	APPLICATION NO.	FII	LING DATE	FIRST NAMED INVENTOR	A	TTORNEY DOCKET NO.	CONFIRMATION NO.	
10/810,034		03/26/2004		Stephen M. Trimberger		X-1006-1D US	8432	
	24309	7590	10/26/2005		Γ	EXAMINER		
	XILINX, INC	C			TAN, VIBOL			
	ATTN: LEGA	L DEPA	RTMENT		_			
	2100 LOGIC	DR				ART UNIT	PAPER NUMBER	
SAN JOSE CA 05124					2010			

DATE MAILED: 10/26/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)						
		10/810,034	TRIMBERGER, STEF	PHEN M.					
	Office Action Summary	Examiner	Art Unit						
		Vibol Tan	2819						
Period fo	The MAILING DATE of this communication app or Reply	ears on the cover sheet with the c	orrespondence addre	'SS					
WHIC - Exter after - If NO - Failui Any r	ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DATE in a solid pate of the provisions of 37 CFR 1.13 SIX (6) MONTHS from the mailing date of this communication. The preriod for reply is specified above, the maximum statutory period were to reply within the set or extended period for reply will, by statute, reply received by the Office later than three months after the mailing and patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tim vill apply and will expire SIX (6) MONTHS from , cause the application to become ABANDONE	N. nely filed the mailing date of this comm D (35 U.S.C. § 133).						
Status									
1)⊠	Responsive to communication(s) filed on 13 Oc	ctober 2005.							
·		action is non-final.							
3)	3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is								
	closed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11, 45	3 O.G. 213.						
Dispositi	on of Claims								
5)□ 6)⊠ 7)□	Claim(s) is/are pending in the application 4a) Of the above claim(s) is/are withdraw Claim(s) is/are allowed.  Claim(s) 1-15 is/are rejected.  Claim(s) is/are objected to.  Claim(s) are subject to restriction and/or	vn from consideration.							
Applicati	on Papers								
10)	9) The specification is objected to by the Examiner.  10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.  Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.								
Priority u	nder 35 U.S.C. § 119		·						
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>									
Attachment									
	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948)	4) Interview Summary Paper No(s)/Mail Da							
3) 🔲 Inform	nation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) No(s)/Mail Date	5) Notice of Informal Pa		2)					

Application/Control Number: 10/810,034

Art Unit: 2819

## **DETAILED ACTION**

## Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

2. Claims 1-15 are rejected under 35 U.S.C. 102(e) as being anticipated by Wu et al. (U. S. PAT. 6,510,530).

In claim 1, Wu et al. teaches all claimed features in Fig. 1A, a method of propagating signals on interconnect in a programmable logic device, the method comprising: selecting by a selection device (16) between source signals (D<sub>0</sub>, D<sub>1</sub>) to drive a shared interconnect portion (a portion between 15 and 17/19); and coordinating latching of the source signals in corresponding capture devices (17, 19) via a time multiplexing signal generator (15) coupled to the selection device (16) and the capture devices (17, 19).

In claim 2, Wu et al. further teaches the method of Claim 1 wherein the source signals are provided by a configurable logic block (from function blocks, see Fig. 5) in the programmable logic device.

Application/Control Number: 10/810,034

Art Unit: 2819

In claim 3, Wu et al. further teaches the method of Claim 1 wherein the source signals are provided by configurable logic blocks (from function blocks, see Fig. 5) in the programmable logic device.

In claim 4, Wu et al. further teaches the method of Claim 1 wherein the capture devices (17, 19) are provided in a configurable logic block (functional block) in the programmable logic device.

In claim 5, Wu et al. further teaches the method of Claim 1 wherein the capture devices (17, 19) are provided in configurable logic blocks (functional blocks) in the programmable logic device.

In claim 6, Wu et al. further teaches the method of Claim 1 wherein the source signals include non-critical signals (inherent).

In claim 7, Wu et al. further teaches the method of Claim 1 wherein the source signals include critical signals (inherent).

Claims 8 and 9, Wu et al. further teaches the method of Claim 1 wherein the capture devices comprise latches (17, 19); and connecting the selecting device to the capture devices using a programmable interconnect point (inherent).

Claims 10-12, Wu et al. teaches all claimed features in Fig. 1A, a method of propagating signals in a programmable logic device, the method comprising: selecting by a selection device (16) between source signals (D<sub>0</sub>, D<sub>1</sub>) to route signals onto a shared interconnect (a portion between 15 and 17/19); routing signals from the shared interconnect to the capture devices (17, 19) through a first programmable interconnect point (inherent); and controlling by a clock (sysClk) applied to the selection device and

Application/Control Number: 10/810,034

Art Unit: 2819

capture devices the provision of the source signals through the selection device and the capture devices; wherein the capture devices comprise latches (17, 19); and wherein additional programmable interconnect points (inherent) connect the first programmable interconnect point to the capture devices.

Claims 13-15 correspond to detailed circuitry already discussed similar with regard to claims 10-12.

## Response to Arguments

3. Applicant's arguments with respect to claim 1 have been considered but are moot in view of the new ground(s) of rejection.

The reference of Wu et al. teaches all claimed features of claims 1-15, as set forth above.

4. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of

Application/Control Number: 10/810,034 Page 5

Art Unit: 2819

the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Vibol Tan whose telephone number is (571) 272-1811. The examiner can normally be reached on Monday-Friday (7:00 AM-4:30 PM).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Robert Pascal can be reached on (571) 272-1769. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

VIBOL TAN PRIMARY EXAMINER